SERAD: Soft Error Resilient Asynchronous Design using a Bundled Data Protocol

10 url@samestyle

V. Ferlet-Cavrois, L. W. Massengill, and P. Gouker, “Single event transients in digital CMOS - a review,” IEEE Trans. Nucl. Sci., vol. 60, no. 3, pp. 1767–1790, June 2013.

N. N. Mahatme, S. Jagannathan, T. D. Loveless, L. W. Massengill, B. L. Bhuva, S. J. Wen, and R. Wong, “Comparison of combinational and sequential error rates for a deep submicron process,” IEEE Trans. Nucl. Sci., vol. 58, no. 6, pp. 2719–2725, Dec 2011.

G. R. Hopkinson, “Radiation effects in a CMOS active pixel sensor,” IEEE Trans. Nucl. Sci., vol. 47, no. 6, pp. 2480–2484, Dec 2000.

N. N. Mahatme, B. Bhuva, N. Gaspard, T. Assis, Y. Xu, P. Marcoux, M. Vilchis, B. Narasimham, A. Shih, S. J. Wen, R. Wong, N. Tam, M. Shroff, S. Koyoma, and A. Oates, “Terrestrial SER characterization for nanoscale technologies: A comparative study,” in Proc. 2015 IEEE International Reliability Physics Symp. (IRPS), April 2015, pp. 4B.4.1–4B.4.7.

M. Hosseinabady, P. Lotfi-Kamran, G. D. Natale, S. D. Carlo, A. Benso, and P. Prinetto, “Single-event upset analysis and protection in high speed circuits,” in Proc. 2006 Eleventh IEEE European Test Symp. (ETS), Jun 2006, pp. 29–34.

N. N. Mahatme, N. J. Gaspard, T. Assis, S. Jagannathan, I. Chatterjee, T. D. Loveless, B. L. Bhuva, L. W. Massengill, S. J. Wen, and R. Wong, “Impact of technology scaling on the combinational logic soft error rate,” in Proc. 2014 IEEE International Reliability Physics Symp. (IRPS), June 2014, pp. 5F.2.1–5F.2.6.

R. E. Lyons and W. Vanderkulk, “The use of triple-modular redundancy to improve computer reliability,” in IBM Journal of Research and Development, vol. 6, no. 2, April 1962, pp. 200–209.

R. Kaur, N. Surana, and J. Mekie, “Guarded dual rail logic for soft error tolerant standard cell library,” in Proc. 2016 16th European Conf. on Radiation and Its Effects on Components and Systems (RADECS), Sept 2016, pp. 1–4.

Q. Zhou and K. Mohanram, “Gate sizing to radiation harden combinational logic,” in IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 1, Dec 2006, pp. 155 – 166.

R. R. Rao, D. Blaauw, and D. Sylvester, “Soft error reduction in combinational logic using gate resizing and flipflop selection,” in Proc. 2006 IEEE/ACM International Conf. on Computer Aided Design (ICCAD), Nov 2006, pp. 502–509.

N. Miskov-Zivanov and D. Marculescu, “MARS-C: modeling and reduction of soft errors in combinational circuits,” in Proc. 2006 43rd ACM/IEEE Design Automation Conf. (DAC), July 2006, pp. 767–772.

M. A. Sabet, B. Ghavami, and M. Raji, “A scalable solution to soft error tolerant circuit design using partitioning-based gate sizing,” IEEE Trans. Rel., vol. 66, no. 1, pp. 245–256, March 2017.

P. Mongkolkachit and B. Bhuva, “Design technique for mitigation of alpha-particle-induced single-event transients in combinational logic,” IEEE Trans. Device Mater. Rel., vol. 3, no. 3, pp. 89–92, Sept 2003.

R. Naseer and J. Draper, “The DF-dice storage element for immunity to soft errors,” in Proc. 48th Midwest Symp. on Circuits and Systems (MWSCAS), Aug 2005, pp. 303–306 Vol. 1.

A. Balasubramanian, B. Bhuva, J. Black, and L. Massengill, “RHBD techniques for mitigating effects of single-event hits using guard-gates,” in IEEE Trans. Nucl. Sci., vol. 52, no. 6, Dec 2005, pp. 2531 – 2535.

A. Stabile, V. Liberali, and C. Calligaro, “Design of a rad-hard library of digital cells for space applications,” in Proc. 2008 15th IEEE International Conf. on Electronics, Circuits and Systems (ICECS), Aug 2008, pp. 149–152.

D. J. Barnhart, T. Vladimirova, M. N. Sweeting, and K. S. Stevens, “Radiation hardening by design of asynchronous logic for hostile environments,” IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1617–1628, May 2009.

D. Hand, M. M. Trevisan, H.-H. Huang, D. Chen, F. Butzke, Z. Li, M. Gibiluka, M. Breuer, N. L. V. Calazans, and P. A. Beerel, “Blade - a timing violation resilient asynchronous template,” in Proc. 2015 21st International Symp. on Asynchronous Circuits and Systems (ASYNC), 2015, pp. 21–28.

K. Bowman, J. Tschanz, N. S. Kim, J. Lee, C. Wilkerson, S. Lu, T. Karnik, and V. De, “Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance,” IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 49–63, Jan 2009.

A. Dixit and A. Wood, “The impact of new technology on soft error rates,” in Proc. 2011 IEEE International Reliability Physics Symp. (IRPS), April 2011, pp. 5B.4.1–5B.4.7.

D. G. Mavis and P. H. Eaton, “Soft error rate mitigation techniques for modern microcircuits,” in Proc. 2002 IEEE International Reliability Physics Symp. (IRPS), 2002, pp. 216–225.

T. Calin, M. Nicolaidis, and R. Velazco, “Upset hardened memory design for submicron CMOS technology,” IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874 – 2878, Dec 1996.

K. Kobayashi, K. Kubota, M. Masuda, Y. Manzawa, J. Furuta, S. Kanda, and H. Onodera, “A low-power and area-efficient radiation-hard redundant flip-flop, DICE ACFF, in a 65nm thin-BOX FD-SOI,” IEEE Trans. Nucl. Sci., vol. 61, no. 4, pp. 1881–1888, Aug 2014.

S. Mitra, M. Zhang, N. Seifert, T. Mak, and K. S. Kim, “Soft error resilient system design through error correction,” in Proc. 2006 IFIP International Conf. on Very Large Scale Integration (VLSI-SOC), Oct 2006, pp. 332–337.

P. Eaton, J. Benedetto, D. Mavis, K. Avery, M. Sibley, M. Gadlage, and T. Turflinger, “Single event transient pulsewidth measurements using a variable temporal latch technique,” IEEE Trans. Nucl. Sci., vol. 51, no. 6, pp. 3365–3368, Dec 2004.

J. Pontes, N. Calazans, and P. Vivet, “H2A: A hardened asynchronous network on chip,” in Proc. 2013 26th Symp. on Integrated Circuits and Systems Design (SBCCI), Sept 2013, pp. 1–6.

Y. Monnet, M. Renaudin, and R. Leveugle, “Hardening techniques against transient faults for asynchronous circuits,” in Proc. 2005 11th IEEE International On-Line Testing Symp. (IOLTS), July 2005, pp. 129–134.

W. Jang and A. J. Martin, “SEU-tolerant QDI circuits [quasi delay-insensitive asynchronous circuits],” in Proc. 2005 11th IEEE International Symp. on Asynchronous Circuits and Systems (ASYNC), March 2005, pp. 156–165.

W. Kuang, P. Zhao, J. S. Yuan, and R. F. DeMara, “Design of asynchronous circuits for high soft error tolerance in deep submicrometer cmos circuits,” IEEE Trans. VLSI Syst., vol. 18, no. 3, pp. 410–422, March 2010.

J. Di, “A framework on mitigating single event upset using delay-insensitive asynchronous circuits,” in Proc. 2007 IEEE Region 5 Technical Conf., April 2007, pp. 354–357.

W. Friesenbichler and A. Steininger, “Soft error tolerant asynchronous circuits based on dual redundant four state logic,” in Proc. 2009 12th Euromicro Conf. on Digital System Design, Architectures, Methods and Tools (DSD), Aug 2009, pp. 100–107.

P. A. Beerel, G. D. Dimou, and A. M. Lines, “Proteus: An ASIC flow for GHz asynchronous designs,” IEEE Des. Test. Comput., vol. 28, no. 5, pp. 36–51, 2011.

S. R. Naqvi, J. Lechner, and A. Steininger, “Protection of Muller-pipelines from transient faults,” in Proc. 15th International Symp. on Quality Electronic Design (ISQED), March 2014, pp. 123–131.

I. A. Danilov, M. S. Gorbunov, A. I. Shnaider, A. O. Balbekov, Y. B. Rogatkin, and S. G. Bobkov, “DICE-based Muller C-elements for soft error tolerant asynchronous ICs,” in Proc. 2016 16th European Conf. on Radiation and Its Effects on Components and Systems (RADECS), Sept 2016, pp. 1–4.

S. Almukhaizim, F. Shi, E. Love, and Y. Makris, “Soft-error tolerance and mitigation in asynchronous burst-mode circuits,” IEEE Trans. VLSI Syst., vol. 17, no. 7, pp. 869–882, July 2009.

A. Sai Aparna, J. Mekie, and H. Shah, “Single-error hardened and multiple-error tolerant guarded dual modular redundancy technique,” in Proc. 2018 31st International Conf. on VLSI Design and 2018 17th International Conf. on Embedded Systems (VLSID), Jan 2018.

R. Fuhrer, B. Lin, and S. Nowick, “Symbolic hazard-free minimization and encoding of asynchronous finite state machines,” in Proc. IEEE International Conf. on Computer Aided Design (ICCAD), Nov 1995, pp. 604–611.

K. Yun, D. Dill, and S. Nowick, “Synthesis of 3D asynchronous state machines,” in Proc. 1992 IEEE International Conf. on Computer Design: VLSI in Computers & Processors (ICCD), Oct 1992, pp. 346–350.

P. Beerel, R. Ozdag, and M. Ferreti, A Designer’s Guide to Asynchronous VLSI.Cambridge University Press, 2010.

S. M. Nowick and D. L. Dill, “Exact two-level minimization of hazard-free logic with multiple-input changes,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 14, pp. 986–997, 1992.

F. Rosenberger, C. Molnar, T. Chaney, and T.-P. Fang, “Q-modules: internally clocked delay-insensitive modules,” IEEE Trans. Comput., vol. 37, no. 9, pp. 1005–1018, Sep 1988.

S. Kim, J. P. Cerqueira, and M. Seok, “A 450mV timing-margin-free waveform sorter based on body swapping error correction,” in Proc. IEEE Symp. on VLSI Circuits (VLSI-Circuits), 2016, pp. 1–2.

W. Hua, R. N. Tadros, and P. A. Beerel, “Low area, low power, robust, highly sensitive error detecting latch for resilient architectures,” in Proc. 2016 International Symp. on Low Power Electronics and Design (ISLPED), 2016, pp. 16–21.

M. Fojtik, D. Fick, Y. Kim, N. Pinckney, D. Harris, D. Blaauw, and D. Sylvester, “Bubble razor: An architecture-independent approach to timing-error detection and correction,” in Proc. 2012 IEEE International Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), Feb 2012, pp. 488–490.

S. Beer, M. Cannizzaro, J. Cortadella, R. Ginosar, and L. Lavagno, “Metastability in better-than-worst-case designs,” in Proc. 2014 20th IEEE International Symp. on Asynchronous Circuits and Systems (ASYNC), 2014, pp. 101–102.

S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. Bull, and D. Blaauw, “Razor II: In situ error detection and correction for PVT and SER tolerance,” IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 32–48, Jan 2009.

D. Bull, S. Das, K. Shivashankar, G. Dasika, K. Flautner, and D. Blaauw, “A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation,” IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 18–31, Jan 2011.

Plasma CPU, 2014. Available: http://opencores.org/project,plasma.

G. Gimenez, A. Cherkaoui, G. Cogniard, and L. Fesquet, “Static timing analysis of asynchronous bundled-data circuits,” in Proc. 2018 24th IEEE International Symp. on Asynchronous Circuits and Systems (ASYNC), 2018, pp. 110–118.

J. Cortadella, M. Lupon, A. Moreno, A. Roca, and S. S. Sapatnekar, “Ring oscillator clocks and margins,” in Proc. 2016 22nd IEEE International Symp. on Asynchronous Circuits and Systems (ASYNC), May 2016, pp. 19–26.

Y. Zhang, H. Zha, V. Sahir, H. Cheng, and P. A. Beerel, “Test margin and yield in bundled data and ring-oscillator based designs,” in Proc. 2017 23rd IEEE International Symp. on Asynchronous Circuits and Systems (ASYNC), May 2017, pp. 85–93.