Multi-Level Buffer Management and Storage System Design for Non-Volatile Memory

Reading time: 3 minute
...

📝 Original Paper Info

- Title: Multi-Tier Buffer Management and Storage System Design for Non-Volatile Memory
- ArXiv ID: 1901.10938
- Date: 2019-01-31
- Authors: Joy Arulraj, Andy Pavlo, Krishna Teja Malladi

📝 Abstract

The design of the buffer manager in database management systems (DBMSs) is influenced by the performance characteristics of volatile memory (DRAM) and non-volatile storage (e.g., SSD). The key design assumptions have been that the data must be migrated to DRAM for the DBMS to operate on it and that storage is orders of magnitude slower than DRAM. But the arrival of new non-volatile memory (NVM) technologies that are nearly as fast as DRAM invalidates these previous assumptions. This paper presents techniques for managing and designing a multi-tier storage hierarchy comprising of DRAM, NVM, and SSD. Our main technical contributions are a multi-tier buffer manager and a storage system designer that leverage the characteristics of NVM. We propose a set of optimizations for maximizing the utility of data migration between different devices in the storage hierarchy. We demonstrate that these optimizations have to be tailored based on device and workload characteristics. Given this, we present a technique for adapting these optimizations to achieve a near-optimal buffer management policy for an arbitrary workload and storage hierarchy without requiring any manual tuning. We finally present a recommendation system for designing a multi-tier storage hierarchy for a target workload and system cost budget. Our results show that the NVM-aware buffer manager and storage system designer improve throughput and reduce system cost across different transaction and analytical processing workloads.

💡 Summary & Analysis

This paper delves into the impact of new non-volatile memory (NVM) technologies on database management system (DBMS) buffer manager design, particularly focusing on optimizing NVM use in a multi-tier storage hierarchy that includes DRAM and SSD. The traditional assumption has been that data must be moved to DRAM for processing, with storage being significantly slower than DRAM. However, the advent of NVM technologies, which are nearly as fast as DRAM, challenges these assumptions.

To address this issue, the authors propose a new multi-tier buffer manager designed specifically for systems using DRAM, NVM, and SSD. This system includes several optimizations aimed at maximizing the efficiency of data migration between different storage devices within the hierarchy. The key innovation lies in adapting these optimizations automatically based on both device characteristics and workload requirements without manual tuning.

The research demonstrates that this approach significantly improves performance across various transactional and analytical processing workloads while also reducing overall system costs. This is crucial as NVM technologies become more prevalent, offering a pathway for future data centers to operate faster and more efficiently.

📄 Full Paper Content (ArXiv Source)

temperature reduction parameter $`\alpha`$,
threshold for number of accepted transitions $`\gamma`$,
initial data policy configuration $`C_{0}`$,
initial temperature $`T_{0}`$,
final temperature $`T_{min}`$

current configuration $`C`$ = $`C_{0}`$ energy $`E`$ = cost($`C`$) temperature $`T`$ = $`T_{0}`$ new configuration $`C'`$ = neighbor($`C`$) energy $`E'`$ = cost($`C'`$) energy delta $`\Delta E`$ = $`E'`$ -$`E`$ Boltzmann acceptance probability $`P`$ = $`e^{\frac{- \Delta E}{T}}`$ $`C`$ = $`C'`$ $`T`$ = $`T`$ * $`\alpha`$


📊 논문 시각자료 (Figures)

Figure 1



Figure 2



Figure 3



Figure 4



Figure 5



Figure 6



Figure 7



Figure 8



Figure 9



Figure 10



Figure 11



Figure 12



Figure 13



Figure 14



Figure 15



Figure 16



Figure 17



Figure 18



Figure 19



Figure 20



Figure 21



Figure 22



Figure 23



Figure 24



Figure 25



Figure 26



Figure 27



Figure 28



Figure 29



Figure 30



Figure 31



Figure 32



Figure 33



Figure 34



Figure 35



Figure 36



Figure 37



Figure 38



Figure 39



Figure 40



Figure 41



Figure 42



Figure 43



Figure 44



Figure 45



Figure 46



Figure 47



Figure 48



Figure 49



Figure 50



Figure 51



Figure 52



Figure 53



Figure 54



Figure 55



Figure 56



Figure 57



Figure 58



Figure 59



Figure 60



Figure 61



Figure 62



Figure 63



Figure 64



Figure 65



Figure 66



Figure 67



Figure 68



Figure 69



Figure 70



Figure 71



Figure 72



Figure 73



Figure 74



Figure 75



Figure 76



Figure 77



Figure 78



Figure 79



Figure 80



Figure 81



Figure 82



Figure 83



Figure 84



Figure 85



Figure 86



Figure 87



Figure 88



Figure 89



Figure 90



Figure 91



Figure 92



Figure 93



Figure 94



Figure 95



A Note of Gratitude

The copyright of this content belongs to the respective researchers. We deeply appreciate their hard work and contribution to the advancement of human civilization.

Start searching

Enter keywords to search articles

↑↓
ESC
⌘K Shortcut