Interfacial and bulk switching MoS2 memristors for an all-2D reservoir computing framework
In this study, we design a reservoir computing (RC) network by exploiting short-and long-term memory dynamics in Au/Ti/MoS 2 /Au memristive devices. The temporal dynamics is engineered by controlling
In this study, we design a reservoir computing (RC) network by exploiting short-and long-term memory dynamics in Au/Ti/MoS 2 /Au memristive devices. The temporal dynamics is engineered by controlling the thickness of the Chemical Vapor Deposited (CVD) MoS 2 films. Devices with a monolayer (1L)-MoS 2 film exhibit volatile (shortterm memory) switching dynamics. We also report non-volatile resistance switching with excellent uniformity and analog behavior in conductance tuning for the multilayer (ML) MoS 2 memristive devices. We correlate this performance with trap-assisted space-charge limited conduction (SCLC) mechanism, leading to a bulk-limited resistance switching behavior. Four-bit reservoir states are generated using volatile memristors. The readout layer is implemented with an array of nonvolatile synapses. This small RC network achieves 89.56% precision in a spoken-digit recognition task and is
📜 Original Paper Content
🚀 Synchronizing high-quality layout from 1TB storage...